We present a detailed study of the growth of Si quantum dots ͑Si QDs͒ by low pressure chemical vapor deposition on alumina dielectric deposited by atomic layer deposition. The Si QDs density is very high, 10 12 cm Ϫ2 , for a mean diameter between 5 and 10 nm. Silicon quantum dot ͑Si QD͒ memories are widely invoked as potential solutions to overcome the scaling limitations of conventional flash and nonvolatile memories.
Silicon quantum dot ͑Si QD͒ memories are widely invoked as potential solutions to overcome the scaling limitations of conventional flash and nonvolatile memories. [1] [2] [3] In a Si QDs memory device, the charge is not stored in a continuous polysilicon layer, as it is the case in conventional floating gate devices, but in a discontinuous floating gate layer composed of discrete silicon nanocrystals. A large and uniform threshold voltage shift combined with long charge retention are the prerequisites to realize this kind of memory. The first point could be achieved by using a high Si quantum dot density. The second point is reached using a low leakage tunneling dielectric. In the literature, the highest Si QDs density ͑around 10 12 6 indeed, the former stack is intended to fulfill the previous requirements, namely a low leakage dielectric and a high Si-dot density on Si 3 N 4 . However, the thin Si 3 N 4 layer presents a significant surface roughness, a lack of controllability and parasitic charging effects.
In this letter, we propose a memory device based on SiO 2 7 The growth is based on surface saturating reactions of trimethylaluminum ͑TMA͒ and water at 300°C. A 1-nm-thick Al 2 O 3 film is deposited by ALD, using few sequential cycles of TMA and H 2 O. The growth rate is around 0.09 nm/cycle. All the samples are prepared on a 1.5-nm-thick thermal silicon dioxide. On this ultrathin Al 2 O 3 layer, Si QDs are deposited by low pressure chemical vapor deposition using SiH 4 as precursor. The growth chamber pressure varies between 0.035 and 0.2 Torr whereas the temperature is increased from 570 to 620°C. A Hitachi 5000 equipment is used for the scanning electron microscopy ͑SEM͒ observations. Highresolution transmission electron microscopy ͑TEM͒ done on a 200 keV microscope is used to structurally characterize the SiO 2 /Al 2 O 3 /Si QDs stacks. Spectroscopic ellipsometry ͑SE͒ measurements are performed in the 250-800 nm wavelength range and give the amount of deposited silicon.
We have studied the temperature influence on the nucleation and the growth of the Si QDs at a constant pressure. The deposition time is adjusted in order to both avoid the dots coalescence and to deposit a roughly constant amount of Si. The SEM images of the Si QDs deposited between 570 and 620°C are presented in Fig. 1 . As we can see, the dots density remains almost constant and equal to 9ϫ10 11 cm Ϫ2 Ϯ1ϫ10 11 cm Ϫ2 . The nucleation growth rate is evaluated by dividing the deposited Si amount deduced from SE measurements, by the deposition time. 8 In Fig. 2 , we plot the evolution of the nucleation growth rate of the Si QDs as a function of the reverse temperature for SiO 2 The SiH 4 partial pressure influence on the nucleation and the growth of the Si QDs is studied at 600°C. The results are reported in Table I Figure 3 shows the programing transient characteristics of the studied structures, obtained with a uniform FowlerNordheim ͑FN͒ injection. The characteristics of a reference sample without Si QD are put in the inset. It appears that, at low or medium programming voltages, the fastest trapping/ detrapping kinetic and the largest threshold voltage shift ⌬V th of 0.5 V correspond to the highest dot density (10 12 cm Ϫ2 ). Moreover, one can observe on these characteristics that the Si QDs, not the Al 2 O 3 traps, play the major role for charge storage at low voltages. On the other hand, a previous study 17 has shown that, for devices with Si QDs only ͑no Al 2 O 3 sublayer͒, we reached a maximum threshold voltage shift of 0.2 V. This can be explained by the fact that for these kind of devices, in which the Si QDs were depos- ited directly on SiO 2 , we had a lower dots density of 4.10 11 cm Ϫ2 , so that less electrons can be trapped. Memory data retention behavior at room temperature is also studied and is presented in Fig. 4 . The comparison between the reference sample with an Al 2 O 3 layer only and the sample with an Al 2 O 3 layer and Si QD shows better charge retention for Si QDs containing devices. Indeed, 75% of the charge is lost after 10 4 s and 5ϫ10 2 s in structures with and without Si QDs, respectively.
Discrete trap memory behavior are modeled 15 using either a floating gate ͑FG͒ like approach or a conventional Shockley Read Hall trap capture/emission process. Based on a floating-gate like approach, write/erase characteristics can be calculated for given Si QDs memory parameters ͑dot occupation ratio, top and bottom oxide thicknesses͒ and write/ erase conditions. The overall time dependence of the charge loss is also well predicted by this model, accounting for the plateau at small time values and the log͑time͒ roll-off at longer duration. Actually, in direct tunneling regime, the charge loss time dependence can be approximated by
with Q FG0 the initial charge stored in the FG, B (ϭd ln(J 1 )/dV FG ) the sensitivity of the emptying tunnel current J 1 to the FG voltage V FG , and R (ϭ1/͓BϫJ 1 (time ϭ0)͔) a fixed retention time. We observe in simulations, that tunnel oxide thickness is overestimated of about 1 nm in order to better correspond to the experimental results. This discrepancy could be due to the bad knowledge of barrier height value and supply function of Si nanocrystals. We have demonstrated that Si QDs with a very high density of 10 12 cm Ϫ2 can be grown by CVD on an alumina layer, and that this density does not depend very much on the process parameters. This Al 2 O 3 /Si QDs stack is integrated in a memory device which exhibits good performance in terms of charge storage and data retention.
